For testing, the receiver was mounted in a high speed package and test fucture. The light generated by a high speed 800nm wavelength transmitter was coupled to the detectors using a singlemode fibre. The level of optical power was adjusted by a variable optical attenuator. Fig. 3 shows the eye diagram of a 2.4Gbit/s input current to the laser transmitter and the received eye diagram at 1V9 error rate. The bit error rate (BER) has been measured against incident optical power. An error rate of lk9 has been obtained at a received power of -25.0dBm.
Indexing term: Field effect transistors
The DC performance of AlGaN-GaN heterojunction field effect transistors (HFETs) with an offset gate design is reported for the first time. The breakdown voltage for these offset gate devices exhibited a strong dependence on the gate-to-drain separation and the maximum transconductance increased almost linearly with the source-to-gate distance.
The last few years have witnessed strong competition in the development of AlGaN-GaN heterostructure field effect transistors 
]).
The epilayer structure grown by the low pressure metal organic vapour pressure epitaxy and the HFET fabrication procedure were similar to those described previously [6, 71. Devices with source-todrain separations dsD = 2 1 6~ and gate lengths L, = 0 . 2 5 1 4~
were studied. The gate offset was introduced in such a way that the ratio of the source-to-gate distance d, , , and the gate-to-drain distance d, , , varied from 0.2 to 5. These separations, as well as the gate lengths, were determined from the SEM photographs.
The results are presented for two sets of devices (denoted as A and B) from two wafers with different epilayer doping profiles. Both sets of devices have comparable 2D electron Hall mobility at room temperature F(A) = 1220cm2N.s, and p(B) = 1044cm2N,s. Devices from wafer B with higher barrier doping have a more negative threshold voltage (close to -8v) and a larger electron sheet concentration n, = 1.4 x 10'3cm-z. Electron sheet concentration for device set A is n, = 7 x 101zcm-2 and the threshold voltage is close to A V . The gate length of the HFETs on wafer B is 0 . 2 5~; for the devices on wafer A, it varies from 1.3 to 4pm. The transconductances of both sets of devices were -120-130mSimm with the maximum source-drain currents > 1 A/". Fig. 1 shows the dependence of the breakdown voltage V,,, on the gate-to-drain separation distance dGD. These results were obtained for the HFETs with source-drain openings of 4 p , gate lengths of 1.3 and 2.3p1, and a gate width of 5 0 p . The breakdown voltage was measured in a sub-threshold regime. As seen from Fig. 1 , the breakdown voltage increases with the gate-todrain distance. The gate-to-drain voltage drops primarily across the depleted region in GaN, which extends beyond the gate into the gate-to-drain spacing. This region is approximately proportional to ( VsD)l'2. If the depletion region touches the drain contact (which may be the case for small gate-to-drain spacings), we expect that the effective breakdown field will be relatively small, since a high electric field at the drain will lead to the electron injection from the ohmic contact. When the depletion region is shorter than the gate-to-source spacing, the breakdown voltage should be determined either by the breakdown field of the GaN channel or by the breakdown field of the AlGaN barrier layer. Hence, the breakdown field should be higher. As can be seen from The breakdown fields close to 1.3MVicm were obtained in the 50pn width devices. In wider devices, the breakdown field 
Inset: maximum transconductance against source-to-gate separation for the same HFET We also investigated the effect of the gate offset on the transconductances of the AlGaN-GaN HFETs. The transconductances against gate voltage for 5 0~ width devices with both 3pm source-to-drain separation and 0 . 2 5~ gates are shown in Fig. 2 .
These measurements were performed at V , = 1OV and the data were obtained for both polarities of the source-drain voltage, which gives the results for two different source-to-gate distances for each device. The data shown in Fig. 2 were obtained for two sets of HFETs with the gates shifted towards one of the contacts (source or drain) by approximately 0.4 and 0 . 9~. We can see from the Figure that the maximum transconductance increases from 90mS/mm for HFET with source-to-gate separation of 2 . 2 5~ to -120mSimm for d, , = 0.5pm. Devices without the noticeable gate offset exhibited the same transconductance against gate voltage dependencies for both source-drain voltage polarities. The maxirnum transconductance values for these devices were g, = 104107mS/mm. Thus, a decrease in the gate-to-source spacing increased the transconductance of the HFETs by > 10% in comparison to the devices without the offset gate. Ths increase is caused by reduced gate-to-source spacing and is related to a decrease in the source series resistance. A further reduction of the source-to-gate separation (beyond 0 . 5~) was limited by an increase in the source-to-gate leakage.
We used the transconductance dependence on the source-todrain distance in order to estimate the m a x i " increase in the transconductance, which could be achieved by suppressing the source-to-gate leakage and increasing the gate offset (reducing the source-gate distance, d,,). The insert in Fig. 2 shows the reciprocal maximum transconductance, l/gmax against the source-to-gate separation. From the linear approximation of the dependence (solid line in the insert in Fig. 2) , we extracted the source resistivity R,, and estimated the n3p product. The product is -3 x 1015 V-lsl, which is 3.54 times smaller than the n3p values obtained from the Hall measurements in the epilayer structure before the device processing. The intercept with the l/g,_ axis yields the transconductance value of g*nl = 14OmS/mm. From the relationship between external and internal transconductances we find:
where
Here, R, is source contact resistance, and Rch is the resistance of the 2D channel between the source and the gate. Rch is proportional to the source-gate separation and vanishes when d, , + 0. Thus, the transconductance g*, = gJ( 1 +Rdmo). The comparison g*, and g, for the HFET without the gate offset yields the maximum enhancement of transconductance achevable in our devices by introducing an offset gate design. We estimate that this enhancement could be as high as 30%. The source contact resistance R,, determined from the TLM measurements, was 2.5Dmm. Using eqn. 1 for g*,, g,,, and R,, we estimate the intrinsic transconductance of the device to be g,, = 215mS/mm.
The gate offset not only increases the HFET transconductance, but also leads to suppression of the gate-to-drain leakage currents. The transconductance of the device with d, , = 2 . 2 5~ in Fig. 2 has a maximum value for the gate voltage of V , , , = 4.5V. when d, , decreases, V,,,, shifts to -4V. At the same time, the transconductance at the gate voltages close to OV increases from 20 to almost 60mSimm. We attribute the positive V,,,, shift and the enhanced transconductance values at V, 2 0 mainly to a change in the surface leakage between the gate and drain contacts.
In conclusion, we have determined that the offset gate design is an efficient way to improve the high-voltage performance of AlGaN-GaN HFETs. The devices with offset gates exhibited lower gate-to-drain leakage currents and higher breakdown voltages. We observed more than a 10% increase in the transconductance compared with devices without the offset gate. We expect that the transconductance can be further increased by reducing the source resistance, and that the gate offset can be further increased (source-to-gate separation decreased) if the source-to-gate leakage is suppressed. [3] to fit the data, and concluded that the ratio of electron and hole ionisation coefficients oc/p increases for increasing electric field in the very thin diodes. This is contrary to results obtained from multiplication data which show alp approaching unity at high fields [4] . This interpretation also implies that the noise suppression may be material specific. The observation of noise suppression has important implications for high speed avalanche devices (APD and IMPATT) and in this Letter, we show that the suppression is a general phenomenon related to dead space and is consistent with the oc/p ratio approaching unity in GaAs at high fields. 
Theory; We use the semi-analytical trajectory method to solve the hot carrier Boltzmann equation, and a modified Keldysh form for the ionisation scattering rates [5] . The device is divided into a set of regions where a region is defined as the distance over which the potential drops by 2kT (-52meV). Analytical solutions of the Boltzmann equation are constructed within each region and these solutions are matched at the region boundaries. To study the noise, a sequence of solutions is generated in which a particle originates in one region and the corresponding ionisation probability is determined by a set of ionisation trajectories a,, (x, F(x) ), bn (x, F(x)), where n labels the region of origin and a, p refer to electrons and holes respectively [6] . %, are obtained by solving the Boltzmann equation for unit current with no allowance for energy loss in the ionising collisions. These ionisation coefficients only describe one ionisation event along the trajectory and therefore differ from the conventional definition, showing no ionisation overshoot. After an ionisation event, the particles switch to new a,, pn, trajectories which are determined by both the position and the computed residual kinetic energy.
After obtaining a full set of q , pn, random numbers are used with these probabilities to determine the positions and times of ionisation events for a given initiating particle. The particles are assumed to move at the saturated drift velocity and each generated particle is started in turn with an average initial kinetic energy, which determines the extent of the particles dead space. The procedure continues until all particles have left the diode. The excess noise factor is then computed from the expression F = (M2)/(iCf)2 (1) where M is the multiplication obtained from a single trial and the averaging is performed over 105 trials. 
Fig. 2 Electron and hole energy relaxing path lengths j o r GaAs
These are obtained by cancelling stimulated emission with phonon absorption and use saturated drift velocity at high energy as described by Herbert [8] . Average distance required in field direction for the particle to lose 2kT of energy is 12. Herbert [5] described model for phonon scattering at high kinetic energy. The suppression of noise can be understood as a dead space phenomenon. In very thin diodes, the dead space can extcnd through a large fraction of the 'i' region, and it becomes possible for the 'i' region width to be smaller than two dead spaces. In this case it is only possible for the initiating particle and the generated particles to ionise once before leaving the diode, and fluctuations involving high multiplication events are strongly suppressed, causing the reduction in excess noise.
